Science is *spoken* in Mathematics but *done* using Instrumentation.

Signal Processing Electronics for Nuclear and High Energy Physics

B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research, Mumbai **E**: bsn@tifr.res.in ▪ **T**: 09987537702 ▪ **W**: http://www.tifr.res.in/~bsn

References and acknowledgements are given at the end of this presentation.

Plan of the course

- Lecture I (Monday, December 9, 2013, 16:30-17:30)
	- Some basic concepts
	- Signal types and characteristics
	- Pre- and Shaping amplifiers
	- Comparators/discriminators
	- Coincidence circuits
- Lecture II (Tuesday, December 10, 2013, 15:00-16:00)
	- Analog-to-Digital Converters (ADCs)
	- Spectroscopy systems
	- Time-to-Digital Converters (TDCs)
	- Waveform digitisers (Separate lecture by Carlo Tintori)
- Lecture III (Wednesday, December 11, 2013, 14:00-15:00)
	- Digital circuits and systems
	- Programmable circuits (CPLDs, FPGAs and ASICs)
	- Instrumentation and interface standards
	- Data acquisition systems, some examples

Lecture - I

Monday, December 9, 2013

- \checkmark Some basic concepts
- \checkmark Signal types and characteristics
- \checkmark Pre- and Shaping amplifiers
- Comparators/discriminators
- Coincidence circuits

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras 3

Motivation

Detection of radiation using particle detectors in the end nearly always comes down to detecting some small electrical signal. * Dealing with such small signals is one of the main challenges in designing detectors and instrumentation for nuclear physics and particle physics experiments. Electronic processing of signals is done in some fashion to extract some useful information from them, usually leading to a physics measurement.

Signals

- \cdot Generalised name for inputs into the instrumentation system
- * Might seem logical to consider signals even before the detectors, though they can not be seen or recorded
- \div Wide range of signal types are possible:
	- Depends on sensors or detectors
	- Depends on any further transformation for ex. light to electrical
- Most common types of signals:
	- Short, random pulses usually of current. Pulse shape, amplitude, rise time, area etc. carry useful information - typical of radiation detectors
	- Trains of pulses, often current, usually binary typical of communication systems
	- Continuous, usually of slowly varying quantity for ex. current or voltage

ECG

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madra

Signal characteristics

Issues on signal production

* Issues in practical applications

- **Duration**
	- Radiation: depends on transit time through detector and details of charge induction process in external circuit
- **Elinearity**
	- Most radiation detectors are characterised or chosen for linearity
	- Commercial components can expect non-linearity, offset and possible saturation
- Reproducibility
	- Many signals are temperature dependent in magnitude mobility of charges, other effects easily possible as well
- **Ageing**
	- Detector signals can change with time for many reasons
	- Natural degradation of detector, variation in operating conditions, radiation damage, etc.

 All these issues mean that one should always be checking or calibrating measurements intended for accuracy, as best one can

Detector equivalent circuits

Many of the detectors can be modelled as current source associated with large internal resistance and a small capacitance.

* Capacitance of detectors vary considerably:

- **100fF** for semiconductor pixel
- 10-20pF for gas or Si microstrip, PMT anode
- 100pF for large area diode
- μF for wire chamber

 Usually there is some resistance associated with the detector, for ex. leads or metallisation but this has little effect on signal formation or amplification

Notable exceptions: microstrips - gas or silicon

- The capacitance is distributed, along with the strip resistance
- Forms a dissipative transmission line:

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT M

Typical signals

Signal source Inorganic scintillator Organic scintillator Cerenkov Gaseous Semiconductor Thermistors Thermocouple Laser

Duration $e^{-t/\tau}$ $\tau \sim$ few μs $e^{-t/\tau}$ $\tau \sim$ few ns $~^{\prime\prime}$ ns few ns - μ s $~^{\backprime}$ 10ns continuous continuous pulse train ~ps rise time or short pulses ~fs

Dynamic range of signals

• In most systems, there will be a smallest measurable signal

- If there is noise present, it is most likely to be related to the smallest signal distinguishable from noise
- In the absence of any ionising radiation there is a small current, which is called the dark current or leakage current

❖ and a largest <u>measurable</u> signal

- most likely set by apparatus or instrument, eg. saturation
- \div Dynamic range = ratio of largest to smallest signal often expressed in dB or bits $\circ \circ \bullet$. Status
	- For ex. 8 bits = dynamic range is 256_{10} = 48dB (if signal is voltage)

Decibels (dB)

- Signal magnitudes cover wide range, so frequently logarithmic scale is preferred.
- Number of dB = $10\log_{10}(P_2/P_1)$
- Often measuring voltages in system: $dB = 20 log_{10}(V_2/V_1)$

Precision of signal measurement

Many measurements involve detection of particle or radiation quantum (photon)

- Simple presence or absence sometimes sufficient = binary (o or 1)
- Other measurements are of energy, timing etc.

Why do we need such observations?

- **Primary measurement may be energy**
	- Ex. medical imaging using gammas or high energy x-rays, astro-particle physics
- Extra information to improve data quality
	- Removes experimental background, for ex. Compton scattered photons mistaken for real signal
- Optical communications pressure to increase "bandwidth" eg. number of telephone calls carried per optical fibre
	- Wavelength division multiplexing several "colours" or wavelengths in same fibre simultaneously

Types of detectors

Non-electronic detectors (Bubble chamber)

Electronic detectors (MWPC)

And also emulsion detectors And almost all modern detectors

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Electronic requirements for detectors

Measurements & measuring elements * Amplifiers and Comparators Some primary and some derived parameters Analog to Digital Converters (ADCs) Light Charge to Digital Converters **❖ Energy** (QDCs) Charge/Current *** Time to Digital Converters** Pulse shape (TDCs) Pulse height/Voltage Waveform digitisers * Relative timing Latches and Registers

❖ Memories

 ***** Hybrids

Logic/trigger systems

Position/Particle track

Modes for measuring detector signals

Current mode

- Measures the total current of the detector and ignores the pulse nature of the signal.
- Does not allow advantage to be taken of the timing and amplitude information present in the signal.

Pulse mode

- Observes and counts the individual pulses generated by the particles.
- Gives superior performance but cannot be used if the rate is too large.

An example of Current mode

operational amplifier as A, the characteristics of the feedback circuit allows the equivalent input resistance to be several orders of magnitude smaller than $\rm R_f$. Thus this circuit enables ideal I_{sc} measurement over a wide range.

VOLTAGE (mV)

An example of pulse mode

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Pulse mode

- * Amplitude of the pulses is proportional to the initial charge signal. Arrival time of the pulse is some fixed time after the physical event.
- By using appropriate thresholds, one can select and count only those pulses that one wants to count.
- ◆ Often the 'good events' are characterised by
	- some specific signal amplitude
	- simultaneous presence of two (or more) signals in different detectors.
	- absence of some other signal.

* In the pulse mode, one can register a pulse height spectrum and such a spectrum contains a large amount of useful information. B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Amplifiers

Inescapable in electronic instruments

- amplifiers are needed for most of the detectors
- even if not used to boost signals, amplifiers are the basis of most important functional blocks
- * In many circumstances amplification, in the sense of "boosting" signals, is vital
	- **signals to be measured or observed are often small**
	- **defined by source or object being observed**
	- and detector it is not usually easy to get large signals
	- data have to be transferred over long distances without errors
	- safest with "large" signals

Amplifiers in systems

Amplification

- role of a preamplifier
- single gain stage rarely sufficient
- add gain to avoid external noise , for ex. to transfer signals from detector
- practical designs depend on detailed requirements
- constraints on power, space,… cost in large systems
- ex. ICs use limited supply voltage which may constrain dynamic range

◆ Noise will be an important issue in many situations

- most noise originates at input as first stage of amplifier dominates
- often refer to Preamplifier = input amplifier
- may be closest to detector, subsequently transfer signal further away

In principle, several possible choices

- I sensitive (Used with low impedance detectors)
- V sensitive (Conventional, most common)
- Q sensitive (Used with semiconductor detectors)

Current sensitive amplifier

. Common configuration, eg for photodiode signals

$$
v_{out} = -Av_{in}
$$

\n
$$
v_{in} - v_{out} = i_{in}R_f
$$

\n
$$
v_{out} = -[A/(A+1)].i_{in}R_f \approx -i_{in}R_f
$$

 \cdot Input impedance

 $v_{in} = i_{in}R_f/(A+1)$ $Z_{in} = R_f/(A+1)$

Effect of C & R_{in} - consider in frequency domain $v_0 = i(1/j\omega C||R_{in})$

= i(ω)R/(1 + jωτ)

input signal convoluted with falling exponential increasing R_f to gain sensitivity will increase τ fast pulses will follow input with some broadening •Noise

feedback resistor is a noise source contributes current fluctuations at input $\sim 1/R_f$

Voltage sensitive amplifier

• Most commonly used, simple to implement • Many times, input signal is first manipulated, followed by a voltage amplifier ·As we have seen many sensors produce current signals but some examples produce voltages - thermistor, thermocouple,... op-amp voltage amplifier ideal for these *R* especially slowly varying signals - few kHz or less $V_0 = -\frac{R_2}{R}$ $=-\frac{\Lambda_2}{\Lambda_1}\times$ $\frac{N_2}{R_1} \times V_{in}$ 1 . For sensors with current signals voltage amplifier usually used for secondary stages of amplification

 $\frac{C_{\text{det}}}{\sigma}$ \cdot Signal $V_{\text{out}} = Q_{\text{sig}} / C_{\text{tot}}$ C_{tot} = total input capacitance C_{tot} will also include contributions from wiring and amplifier V_{out} depends on C_{tot} not desirable if C_{det} is likely to vary eg with time, between similar sensors, or depending on conditions

VO

Charge sensitive amplifier

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Feedback resistance

. Must have means to discharge capacitor so add R_f $Z_f = R_f || 1 / j \omega C_f$

 $V_{\text{out}} = -[A/(A+1)] \cdot i_{\text{in}}Z_{\text{f}}$

= i(ω)R_f/(1 + jωτ_f) $τ_f$ = R_fC_f

step replaced by decay with \sim exp(-t/R_fC_f) τ is long because R_f is large (noise) easiest way to limit pulse pileup - differentiate ie add high pass filter

•Pole-zero cancellation

exponential decay + differentiation => unwanted baseline undershoot

introduce canceling network

$$
v_0 = 1/(1 + j\omega\tau_f)
$$

\n
$$
v_1 = 1/(1 + j\omega\tau_f)(1 + j\omega\tau_1)
$$

\n
$$
\tau_1 = RC \cdot \tau_f
$$

\nadd resistor R_p so R_pC = τ_f

then

 $v_1' = 1/(1 + j\omega\tau_3)$ with $\tau_3 = (R||R_p)C \cdot \tau_f$

Need for pulse shaping

The pulses with long tails shown in part (a) illustrate the apparent variation in amplitude due to pulse pile-up. These effects can greatly be reduced by shaping the pulses as in part (b) .

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Pulse shaping

Amplifiers must preserve the information of interest

- **If timing is required: fast response**
- **If pulse height is required: strict proportionality, limit bandwidth**
- ***** Preamplifier pulse
	- **Exponential with long tail**
	- Pulse pileup: Reduce counting rate or reshape
- ◆ Optimization of signal-to-noise ratio
	- For a given noise spectrum, there exists an optimum pulse shape to improve the signal-to-noise ratio
	- For ex: Tail pulses in presence of typical noise spectra are not ideal
	- Triangular or Gaussian symmetric pulse shapes are ideal
- Fast amplifiers: No or very little shaping
- What to do in case you need good timing and pulse height information?

CR-RC pulse shapers

Pole-Zero Cancellation

R-C Coupling Network

Pole-Zero Cancelled Coupling Network

Fig. 14.6. Amplitude defect arising from undershoot in CR-RC pulse shaping

Fig. 14.7. Pole-zero cancellation circuit (from Ortec catalog [14.1])

where τ_1 and τ_2 are time constants of the differentiating and integrating networks, respectively. Plots of this response for several different combinations of τ_1 and τ_2 are shown in Fig. 16.12.

In nuclear pulse amplifiers, CR-RC shaping is most often carried out using equal differentiation and integration time constants. In that event, Eq. (16.22) becomes indeterminant, and a particular solution for this case is

$$
E_{\text{out}} = E \frac{t}{\tau} e^{-t/\tau}
$$

The response of a CR-RC network to a step voltage input of amplitude E at time zero. Curves are shown for four pairs of differentiator $+$ integrator time constants. Units of the time constants and time scale are identical.

•Poles and Zeros of a transfer function are the frequencies for which the value of the denominator and numerator of transfer function becomes zero respectively.

•The values of the poles and the zeros of a system determine whether the system is stable, and how well the system performs. •Physically realizable control systems must have a number of poles greater than or equal to the number of zeros.

Application of pole-zero cancellation to eliminate the undershoot (b) normally generated by a CR-RC shaping network for an input step with finite decay time. By adding an appropriate resistance R_{pz} to the differentiator stage, a waveform without undershoot (c) can be obtained.

Discriminators

. Frequently need to compare a signal with a reference

eg temperature control, light detection, DVM,... basis of analogue to digital conversion -> 1 bit

Comparator

high gain differential amplifier,

difference between inputs sends output to saturation (+ or could be op-amp - without feedback - or purpose designed IC Sometimes ICs designed with open-collector output so add pull-up R to supply also available with latch (memory) function

\cdot NB

no negative feedback so $v_{1} \neq v_{+}$

saturation voltages may not reach supply voltages - check specs speed of transition

•Potential problem

multiple transitions as signal changes near threshold

 V_{in}

+V<

Hysteresis

.Add positive feedback (Schmitt trigger) V_{ref} changes as $V_{out} \rightarrow +V_{S}$ ie threshold falls once transition is made preventing immediate fall positive feedback speeds transition $V_{\text{out}} = A(V_{\text{ref}} - V)$ V_{ref} > $V_{.}$ => V_{out} = V_{s} V_{ref} = V_{high} V_{ref} < v_=> V_{out} = OV V_{ref} = V_{low} here, signal => logical "1": v_{out} = OV Output depends on history eq V₊ = 10V, V_s = +5V, 0V R_1 = 10k Ω , R_2 = 10k Ω , R_3 = 100k Ω V_{out} = 0V, V_{ref} = 4.76V V_{out} = 5V, V_{ref} = 5V hysteresis = ΔV_{ref} = 0.24V

RPC's preamp output pulses

Time(Second)

Two common problems

 Walk (due to variations in the amplitude and rise time, finite amount of charge required to trigger the discriminator) **I** Jitter (due to intrinsic detection process – variations in the number of charges generated, their transit times and multiplication factor etc.)

Considerations for discriminators

Two common problems

- Walk
- **-** Jitter
- Time-Pickoff methods
	- **Leading edge triggering**
	- **Fast zero-crossing triggering**
	- **Constant fraction triggering**
	- **Amplitude and risetime compensated triggering**

Leading edge discriminators

Fine with if input amplitudes restricted to small range.

For example:

• With 1 to 1.2 range, resolution is about 400ps.

But at 1 to 10 range, the walk effect increases to ±10ns.

That will need off-line corrections for time-walk using charge or time-overthreshold (TOT) measurements.

Off-line corrections of time-walk

B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras
Zero-crossing and Constant fraction

Zero-crossing timing. Variations in the cross-over point are known as zero-crossing walk crimination

Constant fraction dis-

*Zero-crossing triggering:

- Timing resolution 400ps, if amplitude range is 1 to 1.2
- Timing resolution 600ps, even if the amplitude range is 1 to 10
- But, requires signals to be of constant shape and rise-time. B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Constant fraction triggering

Functional diagram of ICAL FE ASIC

Common threshold

Features of ICAL FE ASIC

- IC Service: Europractice (MPW), Belgium
- * Service agent: IMEC, Belgium
- Foundry: austriamicrosystems
- Process: AMSc35b4c3 (0.35μm CMOS)
- \cdot Input dynamic range:18fC 1.36pC
- \div Input impedance: 45 Ω @350MHz
- Amplifier gain: 8mV/μA
- * 3-dB Bandwidth: 274MHz
- * Rise time: 1.2ns
- Comparator's sensitivity: 2mV
- LVDS drive: 4mA
- Power per channel: < 20mW
- Package: CLCC48(48-pin)
- ◆ Chip area: 13mm²

NINO input stage

1/2 of input circuit

o The input current flows through the two transistors and charges the capacitor at the output (need to minimise C for maximum voltage) o Trailing-edge of voltage pulse at output has RC time constant o The impedance seen at the input is mainly the $1/g_m$ of the input transistor. o The advantage of this configuration is the high bandwidth with excellent stability due to the absence of feedback element.

Complete circuit of NINO chip

Coincidence scheme a muon telescope

Coincidence of signals

- To see if an event occurred simultaneously with some other event, the electronics will look for the simultaneous presence of two logical signals within some time Window.
- In coincidence counting, one should be aware of the possibility to have random coincidences.
- These are occurrences of a coincidence caused by two unrelated events arriving by chance at the same time.
- The rate of random coincidences between two signals is proportional to the rate of each type of signal times the duration of the coincidence window.

$$
\frac{dN_{random}}{dt} = \frac{dN_1}{dt} \times \frac{dN_2}{dt} \times \Delta t
$$

Basic coincidence technique

Memory-lookup tables

An experiment in the 1st SERC School (1997), TIFR, Mumbai

Lookup table for trigger generation

Can be implemented in memories Can be implemented in memories or modern VLSI devices, adds LSI devices, adds flexibility to the system. lexibility to the system modern $\overline{\circ}$ E

Lecture - II

Tuesday, December 10, 2013

- Analog-to-Digital Converters (ADCs)
- \checkmark Spectroscopy systems
- \checkmark Time-to-Digital Converters (TDCs)
- Waveform digitisers (Separate lecture by Carlo Tincture)

Analogue to Digital Conversion

- Converts electrical input (voltage/charge) into numeric value
- Parameters and requirements
	- **Resolution**
		- the granularity of the digital values
	- Integral Non-Linearity
		- proportionality of output to input
	- **Differential Non-Linearity**
		- uniformity of digitisation increments
	- **Conversion time**
		- how much time to convert signal to digital value
	- Count-rate performance
		- how quickly a new conversion can begin after a previous event
	- **Stability**
		- how much values change with time

Analog-to-Digital Converters (ADCs)

$\sqrt{\frac{1}{2}P$ eak-sensing

- Maximum of the voltage signal is digitised
- Ex: Signal of the PMT in voltage mode (slow signals, already integrated)

Charge sensitive

- Total integrated current digitised
- Ex: Signal of the PMT in the current mode (fast signals)

* Time of integration or the time period over which the ADC seeks a maximum is determined by the width of the gate signal

Types of ADCs

Successive approximation Ramp or Wilkinson Sigma-delta ADC Flash or parallel Hybrid (Wilkinson + successive approximation) *** Tracking ADC** Parallel ripple ADC Variable threshold flash ADC

…

Successive approximation ADC

Ramp or Wilkinson ADC

Sigma-delta ADC

 \cdot Digitise the signal with 1-bit resolution at a high sampling rate (MHz). useful for high resolution conversion of low-frequency signals, to 20 bits low-distortion conversion of audio signals good linearity and high accuracy.

```
•Operation - At t = 0, assume V_{ref} = 0
```

```
V_{\text{out}} high
integrator charges -ve
  at rate \sim V<sub>in</sub>
comparator flips
counter goes low
  clock increments... etc....
V_{in} = 0 => output = 000000...
V_{in} = (1/2)V_{in}(max) => output = 101010...
V_{in} = V_{in}(max) => output = 111111...
```


the higher the input voltage, the more 1's at the serial digital output.

Flash or parallel ADC

- **★ Flash ADC is the fastest ADC type** available. The digital equivalent of the analog signal will be available right away at it output – hence the name "flash".
- \div The number of required comparators is $2ⁿ$ -1, where n is the number of output bits.
- **◆ Since Flash ADC comparisons are** set by a set of resistors, one could set different values for the resistors in order to obtain a nonlinear output, i.e. one value would represent a different voltage step from the other values.

Weighted resistor DAC

R-2R ladder DAC

Integral non-linearity

*Output value D should be linearly proportional to V Check with plot

For more precise evaluation of INL fit to line and plot deviations \clubsuit Plot D_i-D_{fit} vs nchan

Differential non-linearity

• Measures non-uniformity in channel profiles over range $\rm{DNL} = \rm{DV \,}_{i}/<\rm{DV}$ - 1 $DV_i = width of channel i$ $<$ DV $>$ = average width • RMS or worst case values may be quoted DNL \sim 1% is typical but 10⁻³ can be achieved can show up systematic effects, as well as random

Resolution

Other variables

Conversion time

- finite time is required for conversion and storage of values
- may depend on signal amplitude
- **gives rise to dead time in system**
- i.e. system cannot handle another event during dead time
- may need accounting for, or risk bias in results

I Rate effects

- **results may depend on rate of arrival of signals**
- **typically lead to spectral broadening**

*** Stability**

temperature effects are a typical cause of variations

A partial solution to most of these problems is regular calibration, preferably under real operating conditions, as well as control of variables

Amplifier systems for spectroscopy \cdot Typical application - precise measurements of x-ray or gamma-ray energies

Pre-amplifier - *first stage of amplification*

Main amplifier - *adds gain and provides bandwidth limiting*

- ADC analog to digital conversion *signal amplitude to binary number*
- Fast amplifier and logic
	- Start ADC ("gate") and flag interesting "events" to DAQ system
	- Most signals arrive randomly in time.
	- Other logic required to maximise chance of "good" event, ex. second detector

MCAV_s MCS

Multi Channel Analyser (MCA)

Uses ADC

- Sorts incoming pulses according to their pulse heights
- Channel represent pulse height
- \triangle Total channels \rightarrow Conversion gain Application: Spectroscopy

Multi Channel Scaler (MCS)

- Uses comparator and **counter**
- Counts incident pulse signals (regardless of amplitude) for a certain *dwell time*
- Channels represent bins in time
- Application: Decay curves of radioactive isotopes

SCA and MCA schemes

Functional block diagram of a MCA

Fig. 15.6. Sample MCA pulse height spectra from a Nal detector: (a) $137Cs$, (b) ^{60}Co

Why TDCs?

TDCs are used to measure time or intervals

- \triangleleft Start Stop measurement
	- Measurement of time interval between two events:
		- Start signal Stop signal
	- Used to measure relatively short time intervals with high precision
	- Like a stop watch used to measure sport competitions

\div Time tagging

- Measure time of occurrence of events with a given time reference:
	- Time reference (Clock)
	- Events to be measured (Hits)
- Used to measure relative occurrence of many events on a defined time scale:
	- Such a time scale will have limited range; like 12/24 hour
	- time scale on your watch when having no date and year

Where TDCs?

***Special needs for High Energy Physics**

- Many thousands of channels needed
- Rate of measurements can be very high
- Very high timing resolution

A mechanism to store measurements during a given interval and extract only those related to an interesting event, signaled by a trigger, must be integrated with TDC function

*❖***Other applications**

- **-** Laser/radar ranging to measure distance between cars
- **Time delay reflection to measure location of broken fiber**
- Most other applications only needs one or a few channels

How to compare TDCs?

❖ Merits

- **Resolution**
	- Bin size and effective resolution (RMS, INL, DNL)
- Dynamic range
- **Stability**
	- Use of external reference
	- Drift (e.g. temperature)
	- Jitter and Noise
	- Integration issues
		- Digital / analog
		- Noise / power supply sensitivity
		- Sensitivity to matching of active elements
		- Required IC area
		- Common timing block per channel
		- Time critical block must be implemented on chip together with noisy digital logic

Use in final system

- Can one actually use effectively very high time resolution in large systems (detectors)
- Calibration stability
- Distribution of timing reference (start signal or reference clock)
- Other features: data buffering, triggering, readout, test, radiation, etc.

Basic TDC types -

Counter type **Start** Stop Advantages **Clock** $\mathop{\textstyle\bigtriangledown_{\mathsf{Counter}}}\nolimits$ • Simple; but still useful! Start-stop type • Digital • large dynamic range possible Reset • Easy to integrate many channels per chip Disadvantages Clock ∑Counter • Limited time resolution (1ns using modern CMOS technology) \angle Register **Hit** • Meta stability (use of Gray code counter) Time tagging type **Single Delay chain type** Cable delay chain Cable delay chain (distributed L-C) • Very good resolution (5ps mm) • Not easy to integrate on integrated circuits Simple delay chain using active *gates* • Good resolution (~100ps using modern tech) Delay chain with non-inverting gates • Limited dynamic range (long delay chain and register) **Start** • Only start-stop type • Large delay variations between chips and with **Stop** temperature and supply voltage Register B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Basic TDC types - II

Single Delay chain type (Contd …)

- Delay locked loop
	- Self calibrating using external frequency reference (clock)
	- Allows combination with counter
	- Delicate feedback loop design (jitter)
- R-C delay chain
	- Very good resolution
	- Signal slew rate deteriorates
	- Delay chain with losses; so only short delay chain possible
	- Large sensitivity to process parameters (and temperature)

Basic TDC types - III

Multiple delay chain type

- Vernier delay chain types
	- Resolution determined by delay difference between two chains. Delay difference can be made very small and very high resolution can be obtained.
	- Small dynamic range (long chains)
	- Delay chains can not be directly calibrated using DLL
	- Matching between delay cells becomes critical
- Coupled delay locked loops
	- Sub-delay cell resolution $(1/4)$
	- All DLLs use common time reference (clock)
	- Common timing generator for multiple channels
	- Jitter analysis not trivial

Vernier principle $\sf Resolution$: $\sf T_{start}$ - $\sf T_{stop}$

Resolution: $T2 - T1 = \Delta$
Basic TDC types

An experiment in

the 1st SERC

School (1997), TIFR, Mumbai

❖ Charge integration

- Using ADC (TAC)
	- High resolution
	- Low dynamic range
	- Sensitive analog design
	- Low hit rate
	- Requires ADC
- Using double slope (time stretcher)
	- No need for ADC (substituted with a counter)

Multiple *exotic* architectures

- Heavily coupled phase locked loops
- Beating between two PLLs
- Re-circulating delay loops
- Summing of signals with different slew rates

Architecture of HPTDC (ALICE TOF)

Delay Locked Loop (DLL)

• Three major components:

- Chain of 32 delay elements; adjustable delay
- Phase detector between clock and delayed signal Charge pump & level shifter generating control voltage to the delay elements
- Jitter in the delay chain
- **·** Lock monitoring
- Dynamics of the control loop Programmable charge pump current level

Coarse time count

- **Dynamic range of the fine time measurement, extracted from** the state of DLL is expanded, by
- Storing the state of a clock synchronous counter
- Hit signal is synchronous to the clocking, so
- \bullet Two count values, $\frac{1}{2}$ a clock cycle out of phase stored
- At reset, coarse time counter loaded with time offset

Concept of a vernier TDC - I

- Two clocks of slightly different periods T_1 and T_2 ($T_1 > T_2$) are employed.
- START pulse will start the slow oscillator (T_1) and STOP pulse will start the fast oscillator (T_2) . • Since $T_2 < T_1$, fast oscillator will catch up with the slow one. The time interval between the
	- START and STOP can be measured as:
- $\tau = (N_1 1) T_1 (N_2 1) T_2$ • Two counters for N_1 and N_2 are
	- needed.

Concept of a vernier TDC - II

Schematic of a vernier TDC

Digital waveform samplers

 Versatile element, which can perform simultaneously functions of several DAQ building blocks discussed so far:

- **Peak sensing Analog to Digital Conversion**
- Charge to Digital Conversion
- Time to Digital Conversion
- Hit registering
- Pulse width measurement
- Pulse profile monitor
- Pulse shape discrimination
- Counting rate scaler
- And so on …

Made possible due to breakthroughs in VLSI technology and other techniques

◆ On flipside, it produces a large data size to be handled[®]

Switched Capacitor Array (SCA)

Data acquisition through DRS chip

snq

trigger

Jeqolo

Lecture - III

Wednesday, December 11, 2013

- \checkmark Digital circuits and systems
- Programmable circuits (CPLDs, FPGAs and ASICs)
- Instrumentation and interface standards
- \checkmark Data acquisition systems, some examples

Digital electronics

.Explosive growth over 10-20 years - now dominates applications, still growing... computing communications: mobile/fixed phones, radio, data links,...

other: digital audio, consumer goods,...

\cdot Why?

binary logic almost complete noise immunity high speed, still increasing Ethernet: \sim Gb/s, phones, links: $>$ Gb/s, computing \sim GHz ease of use many analogue functions now easier to implement by digital summation, etc availability basic logic to complete IC assemblies of big range of complex functions ·Bits, Bytes & Words byte = 8 bits word: usually multiple of bytes 8, 16, 32, 64 bits

Basic logic

.bits can be represented in several ways, almost invariably voltage 0/1: Low/High (voltage level) ... or High/Low values and range depend on families, most common are...

.TTL (bipolar) Transistor-Transistor Logic usually V_5 = 0 to +5V $V_T \sim 1.5V \quad \Delta V \sim 1V$

outputs & inputs sink/source currents not identical levels

 \cdot CMOS - now most common

- $V₅ = 0$ to +5V but +12V, +3.5V and lower
- $V_T \sim V_S / 2 \Delta V \sim 0.4 V_S$

outputs swing between supplies

.ECL Emitter Coupled Logic high speed, but power hungry

designs must tolerate variations component manufacture operating temperature supply voltage loading noise

Vн.

High

l ow

Discrete digital circuits

***** For example, in case of the 7400 IC, 4 circuits of 2 input NAND gate are housed. In case of 7404, 6 circuits of inverter are housed. These are separate ICs. Therefore, to compose a circuit, it is necessary to do each wiring among the pins using the printed board.

Programmable logic

. For very complex logic, it's time consuming and risky to develop circuits programmable logic solves both problems

·PLA programmable logic array

transistor array with connections set by fuses to burn

·FPGA field programmable gate array

MOS array of uncommitted gates - few k to several M connections made by downloading code which sets biasing of circuits fully re-programmable

·DSP digital signal processor

cut-down microprocessor with limited instruction set

·Various levels of complexity and skills to learn

eg 2M gate FPGA needs sophisticated design and simulation software

Structure of a PLD

2D array of logic blocks with means for the user to configure: **The function of each block Interconnection between the blocks** B.Satyanarayana, TIFR, Mumbai Signal Processing Electronics SERCEHEP13, IIT Madras

Simple PLDs: PROMs

• Programmable Read Only Memory (PROM)

Simple PLDs: PALs

Programmable Array Logic (PAL)

Simple PLDs: PLAs

Programmable Logic Array (PLA)

- Offers most flexibility in programming
- Slower performance
- **Expensive**

Complex PLDs (CPLDs)

- The capacity of CPLD is limited. There is limitation on the number of the pins, too.
- It is possible to rewrite CPLD many times because it is recording the contents of the circuit to the flash memory.
- In-situ programming of the chip possible.

Field Programmable Gate Array (FPGA)

Logic function implemented as look-up table.

LUT may be alternatively configured as RAM or shift register.

Interconnect switches

FPGA versus ASIC

Concept of HEP instrumentation

Generic HEP detector readout systems

Functions required by all systems

- Amplification and filtering
- Analog to digital conversion
- Association to beam crossing
- Storage prior to trigger
- Dead time free readout
- Pre-DAQ storage
- Calibration
- Control
- Monitoring
- Calorimeter and muon detector functions
	- First level trigger primitive generation
- **Optional**
	- Location of digitisation & memory

CMS experiment

A slice of CMS experiment

Principle of CMS DAQ

ATLAS/CMS Trigger architectures

Multilevel trigger and readout systems

DAQ scheme of CMS experiment

INO's ICAL detector

ICAL detector at a glance

Overall scheme of ICAL electronics

❖ Major elements

- **Front-end board**
- **RPCDAQ** board
- **Segment Trigger Module**
- **Global Trigger Module**
- **Global Trigger Driver**
- **Tier1 Network Switch**
- **Tier2 Network Switch**
- **DAQ Server**

Functions & integration of FE-DAQ

Picking up the tiny charges

RPCDAQ module - the workhorse

 Unshaped, digitized, LVDS RPC signals from 128 strips $(64x + 64y)$ **16 analog RPC signals,** each signal is a summed or

multiplexed output of 8 RPC amplified signals.

Global trigger

TDC calibration signals **TCP/IP connection to**

backend for command and data transfer

ASIC based TDC device

❖ Principle

- Two fine TDCs to measure start/stop distance to clock edge (T_{1}, T_{2})
- Coarse TDC to count the number of clocks between start and stop $(\mathrm{T}_3^{\phantom i})$
- **TDC** output = $T_3 + T_1 T_2$
- Specifications
	- Currently a single-hit TDC, can be adapted to multi-hit
	- 20 bit parallel output
	- Clock period, $T_c = 4$ ns
	- Fine TDC interval, $T_c/32 = 125 \text{ps}$
	- Fine TDC output: 5 bits
	- Coarse TDC interval: 2^{15} \star T_c = 131.072µS
	- Coarse TDC output: 15 bits

IIT Madras

ICAL Trigger Scheme

Introduction to NIM

- \div The NIM (Nuclear Instrumentation Methods) standard established in 1964 for the nuclear and high energy physics communities. The goal of NIM was to promote a system that allows for interchangeability of modules.
- \cdot Standard NIM modules are required to have a height of 8.75", width in multiples of 1.35". Modules with a width of 1.35" are referred to as single width modules and modules with a width of 2.7" are double width modules, etc. The NIM crate, or NIM bin, is designed for mounting in EIA 19" racks, providing slots for 12 single-width modules. The power supply, which is in general, detachable from the NIM bin, is required to deliver voltages of $+6$ V, -6 V, $+12$ V, -12 V, $+24$ V, and -24 V.
- \div The NIM standard also specifies three sets of logic levels.
	- In fast-negative logic, usually referred to as NIM logic, logic levels are defined by current ranges. Since the standard also requires 50 ohm input/out impedances, these current ranges correspond to voltages of 0 V and -0.8 V for logic 0 and 1 respectively. Fastnegative logic circuitry can provide NIM signal with rise times of order 1 nsec.
	- Slow-positive logic, is rarely used in fast-pulse electronics due to the slow rise times involved.
	- Specifications for ECL (emitter-coupled logic) voltage levels and interconnections have been added to the NIM subsequently.

NIM crate and power supplies

CAMAC hardware and signals

CAMAC dataway timing charts

Computer Automated Measurement and Control

CAMAC system development

VME system hardware components

"VERSA-module Europe" A modern fast, high density, modular, scientific instrumentation standard. Bandwidth up to 40MBytes/s (compare with 1MByes/s of CAMAC)

Custom VME Module

References and acknowledgements

- ◆ Paul Horowitz & Winfield Hill, The Art of Electronics, Cambridge University Press (1980)
- C.F.G.Delaney, Electronics for the Physicist with Applications, John Wiley & Sons (1980)
- Selected Topics in Nuclear Electronics, IAEATECDOC-363 (1986)
- ◆ W.R.Leo, Techniques for Nuclear and Particles Physics Experiments, Narosa (1987)
- G.F. Knoll, Radiation detection and measurement, John Wiley & Sons (2000)
- Anant Agarwal & Jeffrey H. Lang, Foundations of Analog and Digital Electronic Circuits, Morgan Kaufmann (2006)
- Albert Paul Malvino, Electronic Principles, Tata McGraw-Hill (2007)
- Stefaan Tavernier, Experimental Techniques in Nuclear and Particle Physics, Springer (2010)
- Stephan Henzler, Time-to-Digital Converters, Springer (2010)
- P.W.Nicholson, G.G.Eichholz & J.W.Poston, E.Fenyves & O.Haiman, L.B.Robinson, G.Hall, M.C.S.Williams, JÖrgen Christiansen, Stefan Ritt
- ALICE, ATLAS, CMS and INO collaborations

Thank you

For your attention. Lecture slides are available on my web page: http://www.tifr.res.in/~bsn/other.html